Learning HDL (e.g., Verilog or VHDL) is a great way to force-feed yourself state... | Hacker News

Hacker Newsnew | past | comments | ask | show | jobs | submit

pbsurf on June 13, 2011 | parent | context | favorite | on: Why developers should be force-fed state machines

Learning HDL (e.g., Verilog or VHDL) is a great way to force-feed yourself state machines.

zwieback on June 13, 2011 [–]

Yes, or PLC (ladder logic) programs. That will put hair on your chest and give you a real appreciation for the luxuries of high-level programming languages running on top of a traditional processor.

Guidelines | FAQ | Lists | API | Security | Legal | Apply to YC | Contact